

7 JUN 2001

U.S. \$ 7500

DECLARATION AND POWER OF ATTORNEY

As the below-named inventors, we declare that:

Our residences, post office addresses, and citizenships are as stated below under our names.

We believe we are the original, first, and joint inventors of the invention entitled "AREA EFFICIENT REALIZATION OF COEFFICIENT ARCHITECTURE FOR BIT-SERIAL FIR, IIR FILTERS AND COMBINATIONAL/SEQUENTIAL LOGIC STRUCTURES WITH ZERO LATENCY CLOCK OUTPUT," which is described and claimed in the specification and claims of International Patent Application No. PCT/SG98/00082, which was filed on 13 October 1998 and for which a patent is sought.

We have reviewed and understand the contents of the foregoing specification, including the claims, as amended by any amendment specifically referred to herein (if any).

We acknowledge our duty to disclose information of which we are aware which is material to the patentability and examination of this application in accordance with 37 C.F.R. § 1.56(a).

We hereby claim foreign priority benefits under 35 U.S.C. § 119 of the foreign patent application listed below:

PRIOR FOREIGN/PCT APPLICATION(S) AND ANY PRIORITY CLAIMS UNDER 35 U.S.C. 119:			
COUNTRY	APPLICATION NUMBER	DATE OF FILING	PRIORITY CLAIMED UNDER 35 USC 119
PCT	PCT/SG98/00082	13 October 1998	Yes

We hereby appoint DAVID V. CARLSON, Registration No. 31,153; MICHAEL J. DONOHUE, Reg. No. 35,859; ROBERT IANNUCCI, Reg. No. 33,514; E. RUSSELL TARLETON, Reg. No. 31,800; ERIC J. GASH, Reg. No. 46,274; KEVIN S. COSTANZA, Registration No. 37,801; SUSAN D. BETCHER, Reg. No. 43,498; BRIAN L. JOHNSON, Registration No. 40,033; GEORGE C. RONDEAU, JR., Reg. No. 28,893; BRIAN G. BODINE, Reg. No. 40,520; CHARLES J. RUPNICK, Reg. No. 43,068; TIMOTHY L. BOLLER, Reg. No. 47,435; and FRANK ABRAMONTE, Reg. No. 38,066; comprising the firm of Seed Intellectual Property Law Group PLLC, 701 Fifth Avenue, Suite 6300, Seattle, Washington 98104-7092; and THEODORE E. GALANTHAY, Registration No. 24,122; LISA K. JORGENSEN, Registration No. 34,845; ROBERT D. McCUTCHEON, Registration

No. 38,717; and MARIO DONATO, Reg. No. 37,816; as our attorneys to prosecute this application and to transact all business in the U.S. Patent and Trademark Office in connection therewith. Please direct all telephone calls to Eric J. Gash at (206) 622-4900 and telecopies to (206) 682-6031.

We further declare that all statements made herein of our own knowledge are true and that all statements made on information and belief are believed to be true; and further, that these statements were made with the knowledge that the making of willfully false statements and the like is punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and may jeopardize the validity of any patent issuing from this patent application.

RW

<u>Rakesh Malik</u>	<u>Rakesh Malik</u>
Date	11-5-2001
Residence :	City of <u>Uttar Pradesh</u>
	Country of India
Citizenship :	India
P.O. Address :	STMicroelectronics Limited Sector 16A, Institutional Area <u>Noida 201 301, Uttar Pradesh</u> India

INX

ZW

<u>Puneet Goel</u>	<u>Puneet Goel</u>
Date	11/05/2001
Residence :	City of Punjab
	Country of India
Citizenship :	India
P.O. Address :	735, Sector 7B Chandigarh 160 019, <u>Punjab</u> India

INX

2 of 2

DECLARATION AND POWER OF ATTORNEY

As the below-named inventors, we declare that:

Our residences, post office addresses, and citizenships are as stated below under our names.

We believe we are the original, first, and joint inventors of the invention entitled "AREA EFFICIENT REALIZATION OF COEFFICIENT ARCHITECTURE FOR BIT-SERIAL FIR, IIR FILTERS AND COMBINATIONAL/SEQUENTIAL LOGIC STRUCTURES WITH ZERO LATENCY CLOCK OUTPUT," which is described and claimed in the specification and claims of International Patent Application No. PCT/SG98/00082, which was filed on 13 October 1998 and for which a patent is sought.

We have reviewed and understand the contents of the foregoing specification, including the claims, as amended by any amendment specifically referred to herein (if any).

We acknowledge our duty to disclose information of which we are aware which is material to the patentability and examination of this application in accordance with 37 C.F.R. § 1.56(a).

We hereby claim foreign priority benefits under 35 U.S.C. § 119 of the foreign patent application listed below:

PRIOR FOREIGN/PCT APPLICATION(S) AND ANY PRIORITY CLAIMS UNDER 35 U.S.C. 119:			
COUNTRY	APPLICATION NUMBER	DATE OF FILING	PRIORITY CLAIMED UNDER 35 USC 119
PCT	PCT/SG98/00082	13 October 1998	Yes

We hereby appoint DAVID V. CARLSON, Registration No. 31,153; MICHAEL J. DONOHUE, Reg. No. 35,859; ROBERT IANNUCCI, Reg. No. 33,514; E. RUSSELL TARLETON, Reg. No. 31,800; ERIC J. GASH, Reg. No. 46,274; KEVIN S. COSTANZA, Registration No. 37,801; SUSAN D. BETCHER, Reg. No. 43,498; BRIAN L. JOHNSON, Registration No. 40,033; GEORGE C. RONDEAU, JR., Reg. No. 28,893; BRIAN G. BODINE, Reg. No. 40,520; CHARLES J. RUPNICK, Reg. No. 43,068; TIMOTHY L. BOLLER, Reg. No. 47,435; and FRANK ABRAMONTE, Reg. No. 38,066; comprising the firm of Seed Intellectual Property Law Group PLLC, 701 Fifth Avenue, Suite 6300, Seattle, Washington 98104-7092; and THEODORE E. GALANTHAY, Registration No. 24,122; LISA K. JORGENSEN, Registration No. 34,845; ROBERT D. McCUTCHEON, Registration

No. 38,717; and MARIO DONATO, Reg. No. 37,816; as our attorneys to prosecute this application and to transact all business in the U.S. Patent and Trademark Office in connection therewith. Please direct all telephone calls to Eric J. Gash at (206) 622-4900 and telecopies to (206) 682-6031.

We further declare that all statements made herein of our own knowledge are true and that all statements made on information and belief are believed to be true; and further, that these statements were made with the knowledge that the making of willfully false statements and the like is punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and may jeopardize the validity of any patent issuing from this patent application.

RW

<u>Rakesh Malik</u>	<u>Rakesh Malik</u>
Date	<u>11-5-2001</u>
Residence :	<u>City of Uttar Pradesh</u>
	<u>Country of India</u>
Citizenship :	<u>India</u>
P.O. Address :	<u>STMicroelectronics Limited</u>
	<u>Sector 16A, Institutional Areau</u>
	<u>Noida 201 301, Uttar Pradesh</u>
	<u>India</u>

IA

ZW

<u>Puneet Goel</u>	<u>Puneet Goel</u>
Date	<u>11/05/2001</u>
Residence :	<u>City of Punjab</u>
	<u>Country of India</u>
Citizenship :	<u>India</u>
P.O. Address :	<u>735, Sector 7B</u>
	<u>Chandigarh 160 019, Punjab</u>
	<u>India</u>

IA